Analog10y

PROBLEM 058 · Expert · Driving a capacitive load

Heavy Cap

Stable into 10 pF

The problem

The load is now 10 pF: five times heavier than in the previous problem. Build the two-stage Miller OTA: an NMOS pair with a PMOS mirror load and a tail from a bias mirror, a PMOS common-source second stage with an NMOS current-source load, and a series Rz + Cc compensation network from the first stage’s output to “out”. Mark the non-inverting input with an Input source named “inp”, the other gate with a Net label “inn”, and the output “out”.

Two poles are enough to make a loop unstable, so the point of this problem is where they fall. The first pole (the dominant one) is made low by Miller multiplication of Cc; the second sits at about gm2/C_L and must be well above the unity-gain frequency. The resistor Rz moves the right-half-plane zero.

The test bench

Numbers to hit

Design it yourself

Draw the circuit on a schematic canvas, size every transistor, and see it simulated in your browser with ngspice and the SkyWater SKY130 models. Every transistor lights up green, gold or red by operating region as you move the sliders.

Sign in or create a free account →

More on frequency response